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RINGKASAN
Kertaskerja ini membentangkan satu cara baharu dalam mana satu 
pendaraf modulo 2 ^  dijelmakan secara isomorfik menjadi sepasang 
penyampur modulo 2 dan modulo 2 ^ ~  . Bilangan penyampur- 
penyampur penuh yang diperlukan untuk perlaksanaan bertambah 
secara linar dengan bertambahnya panjang perkataan N, dan tidak 
dengan secara eksponen, dan kelewatan pengantaran sistem tetap  
pada asasnya tidak berubah dengan bertambahnya N.
ABSTRACT
This paper presents a novel m ethod in which a modulo 2^  mul­
tiplier is transformed isomorphically into a pair o f  modulo 2 and 
modulo 2 ^ ~ z  adders. The number o f  full-adders required fo r  im­
plementation increases linearly with increasing wordlength N, rather 
than exponentailly, and the system  propagation delay remains 
basically constant with increasing N.
1. Introduction
In the past few years there has been an increasing application of 
number-theoretic concepts to digital signal processing1. In most 
signal processing algorithms the multiplier invariably forms one of 
the main computing elements, especially in hardware implementa­
tions in which component cost and processing speed are essential 
for efficient and economic hardware structures. In this paper, we 
present the main concepts and results of a novel technique with 
which a modulo 2^  multiplier can be isomorphically transformed 
into a pair of modulo 2 and modulo 2^  adders. It is shown that 
the number of full-adders required for their implementation increases 
linearly with increasing wordlengths N of the multiplier operands,
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rather than exponentially as in most conventional implementations. 
Furthermore the system propagation delay is shown to remain 
basically constant with increasing N. The application of these results 
will lead to efficient and cost-effective hardware structures for 
modulo 2^  multiplications.
2. Modulo 2^  Multiplication Using “Forced” Operands and Product 
Correction
The approach proposed is based on a reduced multiplier, which 
is the original modulo 2N multiplier whose operands and product 
are constrained to take on only the odd values from the set
ZN = (0 ,1 ,2 ,.......... 2N — 1)
Hence, if A,B and A ’, B’ are the operands to the original and 
reduced multipliers respectively, then A ’, Bg Zjy where
Zq  = (x : x odd integer, 1 <  x <  2^  —1).
These modified operands may be derived from the originals 
by the mapping g^ and gg> where
g : A ------ >A’ = A + c 
A




0 for A odd
d =
1 for A even
0 for B odd
1 for B even 
v*
Multiplying these ‘forced’ operands, we obtain,
P^ = A ’ x B ’= (A + c) (B + d) modulo 2^
= AB + dA + cB + cd modulo 2^
Hence the required product P q = A x  B modulo 2^  
is^iven by AB = (A’ x B ’) — (dA + cB + cd) mod.
This congruance relationship expresses our proposed multip­
lication scheme, in which (A’ x B’) describes the reduced multip­
lication and C = (dA + cB + cd) the correction required to obtain 
the actual product. The block diagram of the overall configuration
is shown, in Fig. 1.
The various values of C corresponding to all possible combinations
of a and b, the L.S.B’s of A and B respectively, are given below.
a
0 0 1 1 A + B + 1
0 1 1 0  B
1 0 0 1 A 
1 1 0  0 0
This leads to a very simple correction circuit consisting of a modu­
lo 2^ adder which is just the conventional 2 adder with the carry 
digit excluded, and two gating circuits, each consisting of (N 1) 
2-input AND gates and one inverter. The output C from this correc­
tion unit is then subtracted from P’ to obtain the actual product
Po*
3. Internal Algebraic Structure of Reduced Modulo 2^  Multipliers
In the following, we present only the main concepts and results 
of our study of the algebraic structure of a general reduced modulo 
2N multiplier. The corresponding detailed arguments and proofs 
are in Ref. 2.
3.0 The group under modulo 2N reduced multiplication
Let (ZD j  (§) 2n ) be the multiplier modulo 2^  whose operands 
are constrained to odd values, i.e. from the set ZD.
Theorem 1:— The set of odd integers, i.e. ZD = (x : x odd integer,
1 <  x <  2N -  1), forms an Abelian group under multiplication 
modulo 2n . This group, which we denote by G(2N), has order
G(2X
G(2N) = 2N - 1
For the specific cases of our reduced multipliers moduli 2°, 21 
and 22, we can prove, using elementary concepts in number theory 
(pages 123 to 125 in Ref. 2), that for each of these multipliers, 
its algebraic structure can be directly described and the complete 
multiplication table can be generated by a single element x £ ZD , 
if x is a primitive root of 2N , where N = 0, 1 or 2.
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3.1 Detailed algebraic structure of reduced modulo 2^  multipliers
In our following two lemmas and one theorem we extend the 
analysis to cases where N >  3 and will show that the table of a 
general reduced modulo 2N multiplier, N ^ 3 ,  can still be des­
cribed completely but this time two elements Z.^  Zj £  ZD are 
required to generate it.
Lemma 1 : -  32N = (2n+ 2 ) (x(n) ) + 1 for n >  1 where x(n) is an 
odd number for all n.
Corollary. The element 3 in Z2N has order 2N 2 in G (2 ).
Lemma 2:— There are four elements, ± 1 and ( 2N~ 1 +_ 1), in G(2N) 
having order 2
Corollary, (a) The values xh = 1  and x. = 2N ~ 1
+ 1 (modulo 2n ) may be expressed as powers of 3 (modulo 2N). 
(b) The values Xj = — 1 and xk = 2N * —1 (modulo 2 ) cannot 
be powers of 3.
As a result of the above-mentioned Lemmas, the algebraic structure 
of our modified or reduced modulo 2N multiplier, for N >  3, can 
be described in detail via the following theorem.
Theorem 2 : -  The group G(2N ), as described by Theorem 1, for 
N >  3, is isomorphic to the direct product group K x H, where 
K and H are cyclic groups of orders 2N ~ 2 and 2 respectively.
The subgroup K is given by
K = (kQ k j , . . kj , . km ), 0 <  i <  2N ~ 2 ’
m _ 2n ~ 2 —1, k. e  G(2n ) and k. = 31 modulo 2N.
Thus subgroup L is given by L = (10, lj) where 1Q, l i €  G(2 ) and
1. = x1 modulo 2n , for i = 0 ,1  •
l! The value of x is either x = — 1 modulo 2 or
x = 2N_ 1 —1 (see Corollary (b) of Lemma 2).
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4. Application of Theoretical Results
The subgroups K and L may be used to organise G(2N ) by for­
ming the relevant cosets in the usual way.
Let the cosets w.r.t. K be VQ and Vj and those w.r.t. L be WQ,
Wr ....... , W.,.........wn,
n = (2N _ 2 — l) ,  given by
V 0 =  ( ^ 0 , 0 ’ ^ 0 , 1  ’ ^ 0 , 2 ............. ^ 0 , i ’ • • • ^  0 , n )  ~
v> = (v*.®, v I>1........... , v 1(1. ............  v1>n)
“ <iW0 = ( W 0 0 , W 0 j l ) = L , W ,  = ( W 1 0 , W 1>1)
................... W i = ( W i , 0 - W i , l ) -
Where v , . = xd 31 modulo 2N, d  = 0 o r l , 0 < i < n  d ,i 7 7
and W. , = 31 xd modulo 2N , in which the value x is either x. or i. d j
xk as described by Corollary (b) of Lemma 2.
In general, each element g ^  of G(2N ) can be presented by the 
modulo 2N product of powers of x and 3 via the following cong­
ruence, i.e.
x ‘  S ”  =  § l , m  m o d u l °  2 N > 1 <  §1,01 <  2N - 1,
where 1 = 0 or 1 and 0 <  m <  n.
From the corollary to Lemma 1, and the results in Lemma 2, the 
components 3m and x 1, will go through 2N -  2 and 2 values res­
pectively before repeating themselves. Therefore this will generate 
(2n _ 2 ) x 2 = 2n different elements o fG (2 N), the above cong­
ruence describes gj m uniquely.
Let us now express G(2N ) in terms of its cosets,
i.e. G(2n )= {VQ ; V j] using subgroup K, and G(2N )
= {W0 ; W ; ..........; W. ; .................WnJ using the subgroup L.
If we consider any two elements of G(2N ), say gj, m, and gj,, m,, 
then, it can be shown (Ref. 2)
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that, their product P is given by P = gj j modulo 2N , where 
(1’ + 1”) = i modulo 2 and (m’ + m”) =
= j modulo 2N~ 2.
Since the subscripts I and m denote the cosets w.r.t. the subgroups 
K and L respectively, then we know that gr) m. €  Vj,, and also
W m» ; a n d § l ” , m ” e V l ” » a n d a l s o  ^  W m ”
Furthermore, their modulo 2N product gj . belongs to both cosets
V. and W. where i and i are the modulo 2, and modulo 2N 2 sums 
1 J .of 1’, 1”, and m ’, m ” respectively.
Consequently, if we denote the operation (i.e. multiplication) 
between any two cosets (w.r.t.K) by O l and that between any two 
(w.r.t.) by □ then it is not difficult to see that
V l ’ D l V l ” = V (1, + j„) modulo 2, and Wm , □  m
Wm ” = W(m' + m”) modul° 2N“ 2
In other words, if each coset is mapped onto its corresponding 
index, i.e. V l ’— *1’ , V j ,, — >1” and
W , -^ m ’ , W ,, —*m ”, Then operations between cosets 
may be mapped onto modulo addition operations between indices 
as shown by the two commutative diagrams below.
□ V ,, □  ,
= V .
© 2 1 =
V i„





m © 2 N -  2
= V/.
I J
= (m* + m ”) 
modulo 2N _ 2
Finally, the complete reduced modulo 2N multiplication may be 
described in a compact way as follows.
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(l,m) and f : ® 2 n (© 2,®  2 N -  2) where
g1>m *G(2N), 1 e (0 , l ) ,m e(0 , l ,2 ...............2N - 2 —1)
and □ is the parallel component-wise operation between any two 
ordered-pairs (1’ , m’) and
(1” j m ” ), i.e. f
( l ’,m>)D = {[ 1’ © 21”]
[ m ’ S j N - j m ” ] )  =  ( i , j )-
Thus, for any two elements of G(2N ), say gj, m»
and gj,, m,, we have the following useful commutative diagram 
shown in Fig. 3.’
It is now easily seen that the mapping-pair f f transforms the 
original reduced multiplier into two adders, modulo 2 and modulo 
2N ~ 2 respectively, operating in parallel.
To illustrate this isomorphism between the multiplier and the adder- 
pair, let N = 4. Two possible organisations of G(24 ) into sets of cosets 
are (a) G(24 ) = {( 1,3,9,11) ; (7, 5, 15,13)} and (b) G ( r  ) = 
{(1,7) ; (3,5) ; (9,15) ; (11, 13)}.
Consider multiplying, modulo 16, the number 9 by 11. Using the 
mappings shown in Tables 1 and 2, and the commutative diagram 
(3), we may substitute additions modulo 2 and modulo 4 for our 
original modulo 16 multiplication as shown below.





(x)16 (9 x 11) modulo 16 
-------- >
f f = 3
I
' « >  Y o
(0,3) fg
(0,2)D(0,3) = [ 0© 2 0] , [ 2 0 4 3] = (0,1)
In practice, the results that we have derived are easily applied to the 
implementation of the general modulo 2N reduced multiplier. The 
subgroup K is first generated by simply forming, modulo 2N , the
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successive powers, up to the (2N 2 - 1 )  th, of 3 or 5, e.g. K = 3° 
= 1 , 3 1 , 3 2 , .................
3^ — 3^ = 1 > either manually or by means of a straight 
forward computer program for large values of N. The resulting 
modulo 2n ~ adder may be further structurally simplified using 
loop-free finite-state machine technique for adders developed by the 
auther (Ref. 3).
5. General Comparison With The Direct Implementation of Modulo
2 Multipliers
In making a detailed comparison of our proposed method of 
implementing a modulo 2N multiplier with that of the direct ap­
proach in which the first N bits of the partial products are summed 
using rows of full-adders, the following observations are made.
Fig. 1 Block diagram of modulo 2^  multiplication using ‘forced’ 




Fig. 2 Complexity in full-adder requirement for (a) direct imple; 
mentation and (b) proposed implementation of modulo 2 
multiplier.
Novel implementation m ethod o f  modulo 2 ^  multiplication
In both approaches, the number of full-adders (F.A’s) required 
can give some indication of the overall hardware complexity. With 
the direct method we can easily work out that the number of F.A’s
needed is (1 + 2 + 3 + .............. N —1). With the proposed approach,
we would need ( (N—2) + 1) F.A’s for the modulo 2N ~ 2 and modulo
2 adder-pair, along with (N—1) F.A’s for each of the two (N—1) — 
bit adders used in the correction circuit, giving a total of 3(N—1) 
F.A’s. The effect on the full-adder requirement with increasing word- 
length N is shown in the graph in Fig. 2. We see that with the method 
proposed, the full-adder count increases linearly with N, while that 
of the direct approach is proportional to N 2 . For N >  6, the pro­
posed implementation technique required considerably fewer full- 
adders.
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Furthermore, with the direct approach the propagation delay 
through the circuit, apart form the ripple delays through each row 
of F.A’s is dependent on N. With our method, however, the system 
delay is basically constant, and is the sum of the delays through the 
first correction adder, a circuit for encoding into partition blocks, 
the adder-pair, a circuit for decoding from the partition blocks, and 
the final correction adder.
6. Conclusions
A novel method of implementing a general modulo 2N mul­
tiplier has been presented, and consists of constraining the operands 
to odd values for a modified or reduced multiplier and correcting 
the output to obtain the actual modulo 2N product. Analysis of the 
algebraic structure of the reduced multiplier shows that a reduced 
modulo 2n multiplier is isomorphic to two adders, modulo 2n_ 2  
and 2 respectively, operating in parallel. Finally, it was observed 
that when compared with the direct way of implementing modulo 
2n multipliers, the proposed approach leads to a circuit which 
required considerably less full-adder units and possesses a basically 
constant system propagation delay.
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1 1 3 9 ,  i
7 5 15 13
3 3 9 11 i  !
5 15 13 7
0 9 9 11 1 ,  i 3 1
15 13 7 5




13 7 5 15
7 7 5 15 13 i | 1 3 9 11
5 5 15 13 ’  ! 3 9 11 1
1 15 15 13 7
1
5 ! 9 11 1 3





11 1 3 9
Table 1(a). Reduced multiplication table organised by subgroup (1,3,9,11)
A ’
^ 6
0 0 01 10 11
1 7 3
1
5 | 9 15 1
. . . I  —
11 13
1 1 7 3 5 . 9 15 1 11 13
00











3 3 5 9 15 1I 11
1
13 1 1 7
01















7 | 3 5
10
15 15 9 13
1















13 13 11 7 1 , 
1
5 3 ! 
1
15 9
Table 2(a). Reduced multiplier table organised by subgroup (1,7).
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© 6  -----------------» ® 6  ’----------------> ©4
(1,3,9,11) -------------------------> 0 (1,7)---------> 0 ,  (3 ,5 )-----------^  1
(7,5,15,13)------------------------ *  l ( 9 , 1 5 ) -------- > 2  and (11,13)----- >  3
Table 1(b). Operation between blocks Table 2 (b). Operation between blocks.
§1’ , m ’ ’ §1” , m
fg g
N  ^ (§1> , m * ) X (§1 ” , m ” ) modulo 2N




(1’ , m’)n  (1” , m” ) = {  [1’ ©  1” ] , [m’<±> m!
z 2N  -  2 ’] }  = (id)
Fig. 3. Commutative diagram for transforming a reduced multiplier modulo 2 into two
N—2adders, modulo 2 and modulo 2 respectively, operating in parallel.
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